INFORMATION DISCLOSURE STATEMENT PTO Form 1449					Docket Number 1305.1US01		Serial Number 09/849,804				
					Applicant(s)	1 00/049,004					
					Paatela et al.						
1/					Filing Date Group Art Unit						
MAR · 2 1 ZOUL					05/04/01 2664 2665						
U.S. PATENT DOCUMENTS											
EXAMINER INITIALS	REF	DOCUMENT NUMBER	DATE	NAME CLASS		SUB-CLASS	FILING DATE (IF APPROPRIATE)				
DH		6,175,568	01/16/01	Awdeh							
DH		6,167,445	12/26/00	Gai et al.				BEOF			
DH		6,166,403	12/26/00	Castagnetti et al.				RECE	VED		
HO		6,141,686	10/31/00	Jackowski et al.				440-0-			
КО		6,136,638	10/24/00	Lee et al.				MAR 2 5	2002		
m	<u>``</u>	6,072,989	06/06/00	Witters et al.			rech _n	elogy Cen			
DH		6,047,002	04/04/00	Hartmann et al.				orogy Cen	ter sena		
DH		6,046,980	04/04/00	Packer							
DH		6,046,979	04/04/00	Bauman							
DH		6,032,190	02/29/00	Bremer et al.							
DY		5,995,439	11/30/99	Watanabe et al.							
DH		5,973,952	10/26/99	Crafts							
M		5,943,481	08/24/99	Wakelar							
DH		5,923,596	07/13/99	Wu et al	•						
DH		5,907,511	05/25/99	Crafts							
PU		5,901,095	05/04/99	Crafts							
DH		5,896,383	04/20/99	Wakeland							
D24	·	5,828,654	10/27/98	Takase et al.							
DH		5,812,476	09/22/98	Segawa							
PKG		5,764,641	06/09/98	Lin							
DM		5,666,353	09/09/97	Klausmeier et al.							
DH		5,600,598	02/04/97	Skjaveland et al.				·			
Dry		5,598,410	01/28/97	Stone							
DM		5,566,170	10/15/96	Bakke e							
DH		5,541,920	07/30/96	Angle et	al.						
;	FOREIGN PATENT DOCUMENTS										
EXAMINER	REF	DOCUMENT NUMBER	DATE	COUNTRY		SUB-CLASS	TRANS	LATION			
INITIALS					CLASS		YES	NO			
							· · · · · · · · · · · · · · · · · · ·				
OTHER DOCUMENTS											
Ddr	,	"Frame Based ATM over SONET/SDH Transport (FAST)," The ATM Forum, Technical Committee, fb-fbatm-0151.000, July 2000, 37 pgs.									
					The High Road 4	and The Lo	w Road " Flee	tronic De	sian		
Det .		William Wong, "Network Processors Take The High Road And The Low Road," Electronic Design, July 10, 2000, http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6798 , Retrieved									
- '!		June 15, 2001, 3 pgs.									
DAT		"Network Processors Take The High Road And The Low Road," Electronic Design, July 10, 2000, http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6799 , Retrieved June 15, 2001,									
		2 pgs.					 				
			_								

Examiner: DUC #0 Date Considered: 11-15-04

Serial Number **Docket Number** 1305.1US01 09/849.804 MAR 2 5 2002 Applicant(s) INPORMATION DISCLOSURE STATEMENT Paatela et al. **PTO Form 1449** Group Art Unit 10Chnology Center 2600 Filing Date MAR . 2 1 2002 05/04/01 2661 2665 "Network Processors Take The High Road... And The Low Road," Electronic Design – July 10, 2000, http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6800, Retrieved March 7, 2002, 3 THE TRADEN pgs. "Network Processors Take The High Road... And The Low Road," Electronic Design, July 10, 2000, (BOH http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6802, Retrieved June 15, 2001, 1 pg. "Network Processors Take The High Road... And The Low Road," Electronic Design, July 10, 2000, m http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6804, Retrieved June 15, 2001, 1 pg. "Network Processors Take The High Road... And The Low Road," Electronic Design, July 10, 2000, M http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6806, Retrieved June 15, 2001, 1 pg. "Network Processors Take The High Road... And The Low Road." Electronic Design, July 10, 2000, DAI http://www.planetee.com/planetee/serylet/DisplayDocument?ArticleID=6808, Retrieved June 15, 2001, 1 pg. "EZchip Technologies Completes Filing Patent Applications For Its 10/40G Network Processor Core DH Technology," http://www.ezchip.com/html/press 000918.html, printed January 22, 2001, 3 pgs. "7-Layer Packet Processing: A Performance Analysis, White Paper," EZchip, M http://www.ezchip.com/html/tech_7layers.html, Retrieved January 22, 2001, 8 pgs. "Network Process Designs for Next-Generation Networking Equipment, White Paper," EZchip. M http://www.ezchip.com/html/tech_nsppaper.html, Retrieved January 22, 2001, 8 pgs. "GILDER TECHNOLOGY REPORT," EZchip, September 2000, http://www.ezchip.com/html/gilder.html. --M Retrieved January 22, 2001, 2 pgs. 07 "Putting Routing Tables in Silicon," IEEE NETWORK, Vol. 6, No. 1, January 1992, 11 pgs. Bossardt et al., "ABR Architecture and Simulation for an Input-Buffered and Per-VC-Queued ATM DH Switch," Department of Electrical and Computer Engineering, University of Illinois, 6 pgs. "C-5™ Digital Communications Processor," C-PORT, A Motorola Company, Product Brief, Date DH Unknown, 8 pgs. David Husak, "Network Processors: A Definition and Comparison," C-PORT, A Motorola Company, M May 3, 2000, 9 pgs. "Products," Applications, C-PORT, A Motorola Company, H http://www.cportcorp.com/products/applications.htm, Retrieved January 23, 2001, 3 pgs. Husak et al., "Network Processor Programming Models: The Key to Achieving Faster Time-to-Market DH

and Extending Product Life," C-PORT, A Motorola Company, May 4, 2000, 8 pgs.

Examiner: DVC +fo	Date Considered: 11-15-04